Module Code	EEU33C07			
Module Name	Digital Systems Design			
ECTS Weighting ²	5 ECTS			
Semester taught	Semester 2			
Module Coordinator/s	Assistant Professor Shreejith Shanker			
Module Learning Outcomes with reference to the <u>Graduate Attributes</u> and how they are developed in discipline	 On successful completion of this module, students should be able to: Discriminate between combinatorial and sequential circuits. Design state machines to control complex systems. Define and describe digital design flows for system design and recognise the trade-offs involved in different approaches. Write synthesisable Verilog. Write a Verilog testbench to test Verilog modules. Analyse code coverage of a Verilog testbench. Target a Verilog design to an FPGA board. Analyse and debug Verilog modules. The module is highly practical. Students are expected to be self-motivated and demonstrate the learning process by preparing and engaging in lab sessions, assignments and additional course materials. This module forms the foundation for the Integrated Circuits Design course in Senior Sophister. Graduate Attributes: levels of attainment To act responsibly - Enhanced To think independently - Attained To develop continuously - Enhanced To develop continuously - Enhanced To communicate effectively - Attained			

¹ <u>An Introduction to Module Design</u> from AISHE provides a great deal of information on designing and re-designing modules.

² TEP Glossary

Module Content	 The student will need to re-familiarise themselves with computer arithmetic from 2nd year. Topics studied in 3C7: In-depth study of combinatorial and sequential logic and finite state machines. Digital design flows and design trade-offs. FPGA structure and design flow. Verilog HDL language. Vivado simulation environment. Testbench construction. Realisation of all above concepts in hardware designs.
Teaching and Learning Methods	This is a highly practical module. There will be 2 "classic" style lectures per week. There will also be a two-hour practical session each week

per week. There will also be a two-hour practical session each week which will be a lecture-come-lab, where the lecturer will talk about the content of the session and the student will "learn by doing". The FPGA board used to support the practical sessions is the Basys-3 Artix-7 FPGA board. The practical sessions will require the students to complete the weekly assignment outside class hours, spreading the load through the year. It is critical that the student keeps up with the practical work during the semester.

Assessment Details ³ Please include the following:	Assessment Component	Assessment Description	LO Addressed	% of total	Week due
 Assessment Component Assessment description Learning Outcome(s) 	Lab	FPGA design lab	4, 5, 6, 7, 8	10	1 week after lab
addressed% of total	Assignments	Design exercises	2-8	40	Week 7, 11 (Semester 2)
Assessment due date	Final Exam	End of year exam	All	50	As per timetable
Reassessment Requirements	100% based on Exam				
Contact Hours and Indicative Student Workload ³	Contact hours: 44 hours (22 hr le	cture, 22 hr lat)		

Independent Study (preparation for course and review of materials): 2 hours lab prep/completion/writeup (formative) [14]

³ TEP Guidelines on Workload and Assessment

	 2 hour / week for lecture review/self study [24] Independent Study (preparation for assessment, incl. completion of assessment): 4 hours per assignment [8] Exam Preparation 10-25 hours 		
Recommended Reading List	 FPGA Prototyping By Verilog Examples: Xilinx Spartan-3 Version, Pong P. Chu (wiley). Verilog HDL, 2/e Palnitkar (reference only). 		
Module Pre-requisite	EE1E6 or equivalent		
Module Co-requisite			
Module Website	On Blackboard		
Are other Schools/Departments involved in the delivery of this module? If yes, please provide details.			
Module Approval Date			
Approved by			
Academic Start Year			
Academic Year of Date	2024-25		