

Module Template for New and Revised Modules¹

Module Code	EE5M01
Module Name	INTEGRATED SYTEMS DESIGN
ECTS Weighting²	5 ECTS
Semester taught	Semester 1
Module Coordinator/s	SHREEJITH SHANKER
<u>Module Learning Outcomes</u> with reference to the <u>Graduate Attributes</u> and how they are developed in discipline	<p>On successful completion of this module, students should be able to:</p> <ol style="list-style-type: none">1. Build a synchronous DSP system in Verilog and verify its performance.2. Build and test complex FSMs in Verilog.3. Automate testbenches for automatic pass/fail.4. Analyse finite precision effects in digital filters.5. Make design decisions for fixed point implementations given constraints.6. Analyse memory usage/requirements for FPGA realisations.7. Target sequential designs to FPGA hardware. <p>Graduate Attributes: levels of attainment</p> <p>To act responsibly - Enhanced</p> <p>To think independently - Enhanced</p> <p>To develop continuously - Enhanced</p> <p>To communicate effectively - Enhanced</p>
Module Content	<p>This module builds directly on the 3C7 Digital Systems Design module from the Junior Sophister year. It will introduce more advanced topics in Verilog-based FPGA design. The approach will be from a systems perspective, looking at the implication of design trade-offs for integrated digital systems typical in DSP and consumer applications.</p> <ul style="list-style-type: none">• Finite state machines with data path.• Verilog HDL language.• Automation of test benches and design of golden vectors.• Finite precision effects and choice of bit-width in fixed-point applications.• Translating DSP systems designed in MATLAB onto an FPGA.• Memory on FPGAs.• Working with FPGA board peripherals.• Realisation of the above concepts in hardware designs.

¹ [An Introduction to Module Design](#) from AISHE provides a great deal of information on designing and re-designing modules.

² [TEP Glossary](#)

Teaching and Learning Methods

This is a highly practical module. There will be two “classic” style lectures as well as a two-hour practical session each week which will be a lecture/laboratory slot. The FPGA board used to support the practical sessions is the Basys-3 Artix-7 board. The practical sessions will require the students to complete **3 or 4** assignments outside class hours (average 4 hours extra per week), spreading the load through the year. It is critical that the student keeps up with the practical work during the semester.

Assessment Details³

Please include the following:

- Assessment Component
- Assessment description
- Learning Outcome(s) addressed
- % of total
- Assessment due date

Assessment Component	Assessment Description	LO Addressed	% of total	Week due
CONTINUOUS ASSESSMENT	FPGA design lab	1,2,7	30	Announced in the labs
Written Exam	End of year exams	2,4,5,6	70	

Reassessment Requirements

100% Based on Exam

Contact Hours and Indicative Student Workload³

Contact hours:

44 (22 hour lectures, 22 hour labs)

Independent Study (preparation for course and review of materials):

2 hour / week for lecture review/self study [24]

Independent Study (preparation for assessment, incl. completion of assessment):

2 hours lab prep (formative) [44]

³ [TEP Guidelines on Workload and Assessment](#)

Recommended Reading List	<ul style="list-style-type: none"> • <i>Contemporary Logic Design</i>, 2nd edition, Randy H Katz, University of California, Berkeley, Gaetano Borriello, University of Washington. • <i>Digital Design</i>, 4th edition, MM Mano and MD Ciletti, Digital Design, (Pearson) Prentice Hall, 2007, can be used if it was purchased in second year but be aware that the examples are in VHDL, not in Verilog. • Verilog HDL, 2nd edition, Palnitkar (reference only). • <i>FPGA Prototyping By Verilog Examples: Xilinx Spartan-3 Version</i>, Pong P Chu, Wiley (reference only).
Module Pre-requisite	EE3C7 or equivalent
Module Co-requisite	
Module Website	On Blackboard
Are other Schools/Departments involved in the delivery of this module? If yes, please provide details.	
Module Approval Date	
Approved by	
Academic Start Year	
Academic Year of Date	